This paper proposes a logic cell that can be used as a building block for Self-checking FPGAs. The proposed logic cell consists of two 2-to-1 multiplexers, three 4-to-1 multiplexers and a D flip-flop. The cell has been designed using Differential Cascode Voltage Switch Logic. It is self-checking for all single transistor stuck-on and stuck-off faults as well as stuck-at faults at the inputs of each multiplexers and the D flip-flop. The multiplexers and the D flip-flop provide either correct (complementary) output in the absence of above-mentioned faults; otherwise the outputs are identical.
INTRODUCTION
FPGAs are frequently used for rapid prototyping of digital systems [1] . The complexity of FPGAs has increased to an extent that they are used to implement circuits of many thousands of gates.
Although FPGAs can be fully tested before a function is programmed into it, faults such as shorts and opens can only be detected after a device has been programmed [2] . Also, the currently available testing techniques can detect only permanent faults, not transient faults that may occur during normal operation [3] [4] [5] [6] [7] [8] . The characteristics of transient faults require a test strategy that is based on continuous monitoring of circuits during normal operation, the presence of a fault being indicated by an invalid output pattern. Such a test strategy is known as concurrent checking or on-line testing. A circuit with concurrent checking capability is known as a selfchecking circuit [9] . A typical self-checking circuit shown in Figure consists [10, 11] . Thus, by observing the output of the checker circuit it is possible to determine whether there is any fault in the function or in the checker circuit.
The following two definitions describe the manner in which self-checking circuits deal with faults [12] Figure 5 . The output of the modified 2-to-1 Multiplexer will equal 11 for all the vectors and s-a-0 faults in Table II . This will also be its Figure 5 here output for any single fault that causes both pulldown networks to be nonconductive. The DCVSL rise time characteristics is determined by the geometry of the weak p-channel pullup transistors, i.e., T9 and T10 in Figure 5 dissipation of the Multiplexer is also affected by this configuration. Stuck-at faults can also cause both sides of the logic tree to conduct simultaneously.
A list of vectors and stuck-at faults that causes the circuit to operate in this mode is given in Table III. Table III shows the expected outputs for all single stuck-at-1 faults at the inputs of 2-to-1 multiplexer. The input vectors are the same as vectors and 2 of Table I and Table II but both Z and Z should become 0 in the presence of an input s-a-1 fault. To determine the output of this dualrail circuit when both pulldown networks conduct consider the DCVSL inverter shown in Figure 6 for an input of VDD on both gate inputs. VOLmax maximum LOW output voltage. Table III shows the outputs for all single stuck-atfaults at the inputs of the modified 2-to-1 multiplexer. The input vectors are the same as vectors and 2 of Table I and Table II but both Z and Z become 0 in the presence of an input s-a-1 fault. Transistor stuck-on or stuck-off faults have similar effect on the outputs as s-a-1 and s-a-0 faults respectively. Some of which are shown in Table IV . The 4-to-1 multiplexer behaves in the same manner as the proposed 2-to-1 multiplexer in the presence of all-single stuck-at faults and transistor stuck-on/off fault i.e., the transient response for normal and s-a-l/0 will show the similar pattern for all defined fault-free and faulty conditions. Its transistor level diagram is shown in Figure 7 . Figure 8 Table V . Vectors 2 to 6 show the behavior of D-flip-flop in the presence of assumed stuck-atfaults. For any transistor-fault or faulty input conditions i.e., 00 or 11, Q and Q either provides correct output or non-code word. Figure 9 . Figure 13 shows the layout of proposed cell that has been implemented using Magic layout in 2-# CMOS technology. We illustrate the implementation of the seven MCNC benchmark circuits using the proposed cell. They are tested in the presence of faults and have produced the similar results as derived in fault tables. These are listed in Table VI . It is also found v (8) v (9) 4.560 
